 |
| |
Documentation and Downloads |
| |
|
|
|
  |
 |
|
Design Interface |
| |
|
| |
◆Semi custom ASIC interface
·Verilog Netlist with a test bench
·FPGA netlist with a test bench
·Packaging Specification
◆Full custom ASIC or ASSP (Turn-key Solution)
·Verilog or FPGA Netlist with a test bench and IP(Analog, Digital or Memory) specification
·A whole chip specification
·Packaging Specification |
| |
|
 |
|
Flexible and Multiple User’s Interface |

|